 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| TDA7564 MULTIFUNCTION QUAD POWER AMPLIFIER WITH BUILT-IN DIAGNOSTICS FEATURES s s s s s DMOS POWER OUTPUT NON-SWITCHING HI-EFFICIENCY HIGH OUTPUT POWER CAPABILITY 4x28W/4 @ 14.4V, 1KHZ, 10% THD, 4x40W EIAJ MAX. OUTPUT POWER 4x72W/2 FULL I2C BUS DRIVING: - ST-BY - INDEPENDENT FRONT/REAR SOFT PLAY/ MUTE - SELECTABLE GAIN 26dB - 12dB (FOR LOW NOISE LINE OUTPUT FUNCTION) - HIGH EFFICIENCY ENABLE/DISABLE - I2C BUS DIGITAL DIAGNOSTICS FULL FAULT PROTECTION DC OFFSET DETECTION FOUR INDEPENDENT SHORT CIRCUIT PROTECTION CLIPPING DETECTOR (2% - 10%) PROTECTION MULTIPOWER BCD TECHNOLOGY MOSFET OUTPUT POWER STAGE FLEXIWATT25 ORDERING NUMBER: TDA7564 s s s s DESCRIPTION The TDA7564 is a new BCD technology QUAD BRIDGE type of car radio amplifier in Flexiwatt25 package specially intended for car radio applicaBLOCK DIAGRAM CLK DATA tions. Thanks to the DMOS output stage the TDA7564 has a very low distortion allowing a clear powerful sound. Among the features, its superior efficiency performance coming from the internal exclusive structure, makes it the most suitable device to simplify the thermal management in high power sets.The dissipated output power under average listening condition is in fact reduced up to 50% when compared to the level provided by conventional class AB solutions.This device is equipped with a full diagnostics array that communicates the status of each speaker through the I 2C bus.The possibility to control the configuration and behaviour of the device by means of the I2C bus makes TDA7564 a very flexible machine. VCC1 VCC2 CD_OUT REFERENCE CLIP DETECTOR THERMAL PROTECTION & DUMP I2CBUS MUTE1 MUTE2 IN RF OUT RF+ 12/26dB SHORT CIRCUIT PROTECTION & DIAGNOSTIC IN RR OUT RF- OUT RR+ 12/26dB SHORT CIRCUIT PROTECTION & DIAGNOSTIC IN LF OUT RR- OUT LF+ 12/26dB SHORT CIRCUIT PROTECTION & DIAGNOSTIC IN LR OUT LF- OUT LR+ 12/26dB SHORT CIRCUIT PROTECTION & DIAGNOSTIC OUT LR- SVR AC_GND TAB S_GND RF RR LF PW_GND LR D00AU1211 September 2003 1/20 TDA7564 ABSOLUTE MAXIMUM RATINGS Symbol Vop VS Vpeak VCK VDATA IO IO Ptot Tstg, Tj Operating Supply Voltage DC Supply Voltage Peak Supply Voltage (for t = 50ms) CK pin Voltage Data Pin Voltage Output Peak Current (not repetitive t = 100ms) Output Peak Current (repetitive f > 10Hz) Power Dissipation Tcase = 70C Storage and Junction Temperature Parameter Value 18 28 50 6 6 8 6 85 -55 to 150 Unit V V V V V A A W C THERMAL DATA Symbol Rth j-case Parameter Thermal Resistance Junction to case Value Unit C/W Max. 1 PIN CONNECTION (Top view) 25 24 23 22 DATA PW_GND RR OUT RRCK OUT RR+ 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 VCC2 OUT RFPW_GND RF OUT RF+ AC GND IN RF IN RR S GND IN LR IN LF SVR OUT LF+ PW_GND LF OUT LFVCC1 OUT LR+ 4 3 2 1 CD-OUT OUT LRPW_GND LR TAB D99AU1037 2/20 TDA7564 Figure 1. Application Circuit C8 0.1F C7 3300F Vcc1 6 Vcc2 20 17 18 19 + OUT RR + OUT LF + OUT LR TAB + OUT RF DATA I2C BUS CLK C1 0.22F IN RF C2 0.22F IN RR C3 0.22F IN LF C4 0.22F IN LR S-GND 25 22 21 24 23 9 8 7 15 14 11 5 2 12 3 13 16 10 4 1 47K C5 1F C6 10F CD OUT V D00AU1212 3/20 TDA7564 ELECTRICAL CHARACTERISTICS (Refer to the test circuit, VS = 14.4V; RL = 4; f = 1KHz; Tamb = 25C; unless otherwise specified.) Symbol POWER AMPLIFIER VS Id PO Supply Voltage Range Total Quiescent Drain Current Output Power EIAJ (VS = 13.7V) THD = 10% THD = 1% RL = 2; EIAJ (VS = 13.7V) RL = 2; THD 10% RL = 2; THD 1% RL = 2; MAX POWER THD Total Harmonic Distortion PO = 1W to 10W; STD MODE HE MODE; PO = 1.5W HE MODE; PO = 8W GV = 12dB; STD Mode VO = 0.1 to 5VRMS CT RIN GV1 GV1 GV2 GV2 EIN1 EIN2 SVR BW ASB ISB AM VOS TON TOFF VAM CDLK CDSAT CDTHD Cross Talk Input Impedance Voltage Gain 1 Voltage Gain Match 1 Voltage Gain 2 Voltage Gain Match 2 Output Noise Voltage 1 Output Noise Voltage 2 Supply Voltage Rejection Power Bandwidth Stand-by Attenuation Stand-by Current Consumption Mute Attenuation Offset Voltage Turn ON Delay Turn OFF Delay Min. Supply Mute Threshold Clip Det High Leakage Current Clip Det Sat. Voltage Clip Det THD level CD off CD on; ICD = 1mA D0 (IB1) = 0 D0 (IB1) = 1 TURN ON DIAGNOSTICS 1 (Power Amplifier Mode) Pgnd Short to GND det. (below this limit, the Output is considered in Short Circuit to GND) Short to Vs det. (above this limit, the Output is considered in Short Circuit to Vs) Power Amplifier in st-by 1.2 V 1 5 Mute & Play D2/D1 (IB1) 0 to 1 D2/D1 (IB1) 1 to 0 7 80 -100 Rg = 600, 20Hz to 22kHz Rg = 600; GV = 12dB 20Hz to 22kHz f = 100Hz to 10kHz; Vr = 1Vpk; Rg = 600 50 100 90 110 25 100 0 20 20 7.5 0 150 2 10 100 40 40 8 15 300 3 15 100 f = 1KHz to 10KHz, Rg = 600 50 60 25 -1 11 -1 35 12 60 12 35 25 55 40 8 170 40 28 22 62 46 35 72 0.02 0.015 0.15 0.02 60 100 26 130 27 1 13 1 100 30 0.1 0.1 0.5 0.05 18 300 V mA W W W W W W W % % % % dB K dB dB dB dB V V dB KHz dB A dB mV ms ms V A mV % % Parameter Test Condition Min. Typ. Max. Unit Pvs Vs -1.2 V 4/20 TDA7564 ELECTRICAL CHARACTERISTICS (continued) (Refer to the test circuit, VS = 14.4V; RL = 4; f = 1KHz; Tamb = 25C; unless otherwise specified.) Symbol Pnop Parameter Normal operation thresholds. (Within these limits, the Output is considered without faults). Shorted Load det. Open Load det. Normal Load det. Short to GND det. (below this limit, the Output is considered in Short Circuit to GND) Short to Vs det. (above this limit, the Output is considered in Short Circuit to VS) Normal operation thresholds. (Within these limits, the Output is considered without faults). Shorted Load det. Open Load det. Normal Load det. Short to GND det. (below this limit, the Output is considered in Short Circuit to GND) Short to Vs det. (above this limit, the Output is considered in Short Circuit to VS) Normal operation thresholds. (Within these limits, the Output is considered without faults). Shorted Load Det. Offset Detection Normal load current detection Open load current detection Pow. Amp. mode Line Driver mode VO INL IOL 2 Test Condition Power Amplifier in st-by Min. 1.8 Typ. Max. Vs -1.8 Unit V Lsc Lop Lnop Pgnd 0.5 85 1.75 Power Amplifier in st-by 45 1.2 V TURN ON DIAGNOSTICS 2 (Line Driver Mode) Pvs Vs -1.2 V Pnop 1.8 Vs -1.8 V Lsc Lop Lnop Pgnd 2 330 7 Power Amplifier in Mute or Play, one or more short circuits protection activated Vs -1.2 180 1.2 V PERMANENT DIAGNOSTICS 2 (Power Amplifier Mode or Line Driver Mode) Pvs V Pnop 1.8 Vs -1.8 V LSC 0.5 2 1.5 2 2.5 500 250 V mA mA Power Amplifier in play, AC Input signals = 0 VO < (VS - 5)pk VO < (VS - 5)pk I C BUS INTERFACE fSCL VIL VIH Clock Frequency Input Low Voltage Input High Voltage 2.3 400 1.5 KHz V V 5/20 TDA7564 Figure 2. Quiescent Current vs. Supply Voltage Id (mA) 250 230 210 190 170 150 130 110 Vin = 0 NO LOADS Figure 5. Distortion vs. Output Power (4, STD) THD (%) 10 1 STANDARD MODE Vs = 14.4 V RL = 4 Ohm f = 10 KHz 0.1 f = 1 KHz 90 70 8 10 12 Vs (V) 14 16 18 0.01 0.1 1 Po (W) 10 Figure 3. Output Power vs. Supply Voltage (4) Po (W) 70 65 60 55 50 45 40 35 30 25 20 15 10 5 8 9 10 11 12 13 Vs (V) 14 15 16 17 18 RL = 4 Ohm f = 1 KHz THD = 10 % Po-max Figure 6. Distortion vs. Output Power (4, HI-EFF) THD (%) 10 HI-EFF MODE Vs = 14.4 V RL = 4 Ohm 1 f = 10 KHz 0.1 f = 1 KHz THD = 1 % 0.01 0.001 0.1 1 Po (W) 10 Figure 4. Output Power vs. Supply Voltage (2) Po (W) 100 90 80 70 60 50 40 30 20 10 8 9 10 11 12 Vs (V) 13 14 15 16 THD = 1 % THD = 10 % RL = 2 Ohm f = 1 KHz Po-max Figure 7. Distortion vs. Output Power (2, STD) THD (%) 10 STANDARD MODE Vs = 14.4 V RL = 2 Ohm 1 f = 10 KHz 0.1 f = 1 KHz 0.01 0.1 1 Po (W) 10 6/20 TDA7564 Figure 8. Distortion vs. Frequency (4) THD (%) 10 90 80 Figure 11. Supply Voltage Rejection vs. Freq. SVR (dB) 1 STANDARD MODE Vs = 14.4 V RL = 4 Ohm Po = 4 W 70 60 50 0.1 40 30 STD & HE MODE Rg = 600 Ohm Vripple = 1 Vpk 0.01 10 100 f (Hz) 1000 10000 20 10 100 f (Hz) 1000 10000 Figure 9. Distortion vs. Frequency (2) THD (%) 10 Figure 12. Power Dissipation & Efficiency vs. Output Power (4, STD, SINE) Ptot (W) 90 n 80 STANDARD MODE Vs = 14.4 V RL = 4 x 4 Ohm f = 1 KHz SINE n (%) 90 80 70 60 50 Ptot 40 30 20 10 0 10 12 14 16 18 20 22 24 26 28 30 Po (W) 1 STANDARD MODE Vs = 14.4 V RL = 2 Ohm Po = 8 W 70 60 50 0.1 40 30 20 10 10 100 f (Hz) 1000 10000 0 0 2 4 6 8 Figure 10. Crosstalk vs. Frequency CROSSTALK (dB) 90 80 70 60 50 40 30 20 10 STANDARD MODE RL = 4 Ohm Po = 4 W Rg = 600 Ohm Figure 13. Power Dissipation & Efficiency vs. Output Power (4W, HI-EFF, SINE) Ptot (W) 90 80 70 60 50 40 30 20 10 Ptot HI-EFF MODE Vs = 14.4 V RL = 4 x 4 Ohm f = 1 KHz SINE n (%) 90 80 n 70 60 50 40 30 20 10 0 1 Po (W) 10 100 f (Hz) 1000 10000 0 0.1 7/20 TDA7564 Figure 14. Power Dissipation vs. Average Ouput Power (Audio Program Simulation, 4) Ptot (W) 45 40 35 30 25 20 15 10 5 0 0 1 2 Po (W) 3 4 5 CLIP START Figure 15. Power Dissipation vs. Average Ouput Power (Audio Program Simulation, 2) Ptot (W) 90 Vs = 14 V RL = 4 x 4 Ohm GAUSSIAN NOISE STD MODE 80 70 60 50 Vs = 14 V RL = 4 x 2 Ohm GAUSSIAN NOISE STD MODE HI-EFF MODE 40 30 20 10 0 0 1 2 3 CLIP START HI-EFF MODE 4 5 Po (W) 6 7 8 9 DIAGNOSTICS FUNCTIONAL DESCRIPTION: a) TURN-ON DIAGNOSTIC It is activated at the turn-on (stand-by out) under I2Cbus request. Detectable output faults are: - SHORT TO GND - SHORT TO Vs - SHORT ACROSS THE SPEAKER - OPEN SPEAKER To verify if any of the above misconnections are in place, a subsonic (inaudible) current pulse (fig. 16) is internally generated, sent through the speaker(s) and sunk back.The Turn On diagnostic status is internally stored until a successive diagnostic pulse is requested (after a I2C reading). If the "stand-by out" and "diag. enable" commands are both given through a single programming step, the pulse takes place first (power stage still in stand-by mode, low, outputs= high impedance). Afterwards, when the Amplifier is biased, the PERMANENT diagnostic takes place. The previous Turn On state is kept until a short appears at the outputs. Figure 16. Turn - On diagnostic: working principle Vs~5V Isource I (mA) Isource Isink CH+ CHIsink ~100mS Measure time t (ms) 8/20 TDA7564 Fig. 17 and 18 show SVR and OUTPUT waveforms at the turn-on (stand-by out) with and without TURN-ON DIAGNOSTIC. Figure 17. SVR and Output behaviour (CASE 1: without turn-on diagnostic) Vsvr Out Permanent diagnostic acquisition time (100mS Typ) Bias (power amp turn-on) Diagnostic Enable (Permanent) t FAULT event Permanent Diagnostics data (output) permitted time Read Data I2CB DATA Figure 18. SVR and Output pin behaviour (CASE 2: with turn-on diagnostic) Vsvr Out Turn-on diagnostic acquisition time (100mS Typ) Permanent diagnostic acquisition time (100mS Typ) t Diagnostic Enable (Turn-on) Turn-on Diagnostics data (output) permitted time Diagnostic Enable (Permanent) FAULT event Bias (power amp turn-on) permitted time Read Data Permanent Diagnostics data (output) permitted time I2CB DATA 9/20 TDA7564 The information related to the outputs status is read and memorized at the end of the current pulse top. The acquisition time is 100 ms (typ.). No audible noise is generated in the process. As for SHORT TO GND / Vs the fault-detection thresholds remain unchanged from 26 dB to 12 dB gain setting. They are as follows: S.C. to GND x Normal Operation x S.C. to Vs 0V 1.2V 1.8V VS-1.8V VS-1.2V D01AU1253 VS Concerning SHORT ACROSS THE SPEAKER / OPEN SPEAKER, the threshold varies from 26 dB to 12 dB gain setting, since different loads are expected (either normal speaker's impedance or high impedance). The values in case of 26 dB gain are as follows: S.C. across Load x Normal Operation x Open Load 0V 0.5 1.75 45 85 D01AU1327 Infinite If the Line-Driver mode (Gv= 12 dB and Line Driver Mode diagnostic = 1) is selected, the same thresholds will change as follows: S.C. across Load x Normal Operation x Open Load 0 2 7 180 330 D02AU1340 infinite b) PERMANENT DIAGNOSTICS. Detectable conventional faults are: - SHORT TO GND - SHORT TO Vs - SHORT ACROSS THE SPEAKER The following additional features are provided: - OUTPUT OFFSET DETECTION The TDA7564 has 2 operating statuses: 1 RESTART mode. The diagnostic is not enabled. Each audio channel operates independently from each other. If any of the a.m. faults occurs, only the channel(s) interested is shut down. A check of the output status is made every 1 ms (fig. 19). Restart takes place when the overload is removed. 2 DIAGNOSTIC mode. It is enabled via I2C bus and self activates if an output overload (such to cause the intervention of the short-circuit protection) occurs to the speakers outputs. Once activated, the diagnostics procedure develops as follows (fig. 20): - To avoid momentary re-circulation spikes from giving erroneous diagnostics, a check of the output status is made after 1ms: if normal situation (no overloads) is detected, the diagnostic is not performed and the channel returns back active. - Instead, if an overload is detected during the check after 1 ms, then a diagnostic cycle having a duration of about 100 ms is started. 10/20 TDA7564 - After a diagnostic cycle, the audio channel interested by the fault is switched to RESTART mode. The relevant data are stored inside the device and can be read by the microprocessor. When one cycle has terminated, the next one is activated by an I2C reading. This is to ensure continuous diagnostics throughout the car-radio operating time. - To check the status of the device a sampling system is needed. The timing is chosen at microprocessor level (over half a second is recommended). Figure 19. Restart timing without Diagnostic Enable (Permanent) - Each 1mS time, a sampling of the fault is done Out 1-2mS 1mS 1mS 1mS 1mS t Overcurrent and short circuit protection intervention (i.e. short circuit to GND) Short circuit removed Figure 20. Restart timing with Diagnostic Enable (Permanent) 1-2mS 100/200mS 1mS 1mS t Overcurrent and short circuit protection intervention (i.e. short circuit to GND) Short circuit removed OUTPUT DC OFFSET DETECTION Any DC output offset exceeding 2V are signalled out. This inconvenient might occur as a consequence of initially defective or aged and worn-out input capacitors feeding a DC component to the inputs, so putting the speakers at risk of overheating. This diagnostic has to be performed with low-level output AC signal (or Vin = 0). The test is run with selectable time duration by microprocessor (from a "start" to a "stop" command): - START = Last reading operation or setting IB1 - D5 - (OFFSET enable) to 1 - STOP = Actual reading operation Excess offset is signalled out if persistent throughout the assigned testing time. This feature is disabled if any overloads leading to activation of the short-circuit protection occurs in the process. AC DIAGNOSTIC. It is targeted at detecting accidental disconnection of tweeters in 2-way speaker and, more in general, presence of capacitively (AC) coupled loads. This diagnostic is based on the notion that the overall speaker's impedance (woofer + parallel tweeter) will tend to increase towards high frequencies if the tweeter gets disconnected, because the remaining speaker (woofer) would be out of its operating range (high impedance). The diagnostic decision is made according to peak output 11/20 TDA7564 current thresholds, as follows: Iout > 500mApk = NORMAL STATUS Iout < 250mApk = OPEN TWEETER To correctly implement this feature, it is necessary to briefly provide a signal tone (with the amplifier in "play") whose frequency and magnitude are such to determine an output current higher than 500mApk in normal conditions and lower than 250mApk should the parallel tweeter be missing. The test has to last for a minimum number of 3 sine cycles starting from the activation of the AC diagnostic function IB2 Figure 21. Current detection: Load impedance magnitude |Z| vs. output peak voltage of the sinus Load |z| (Ohm) 50 Iout (peak) <250mA 30 20 Low current detection area (Open load) D5 = 1 of the DBx byres Iout (peak) >500mA 10 5 3 2 High current detection area (Normal load) D5 = 0 of the DBx bytes 1 1 2 3 4 5 6 7 8 Vout (Peak) MULTIPLE FAULTS When more misconnections are simultaneously in place at the audio outputs, it is guaranteed that at least one of them is initially read out. The others are notified after successive cycles of I2C reading and faults removal, provided that the diagnostic is enabled. This is true for both kinds of diagnostic (Turn on and Permanent). The table below shows all the couples of double-fault possible. It should be taken into account that a short circuit with the 4 ohm speaker unconnected is considered as double fault. Double fault table for Turn On Diagnostic S. GND (so) S. GND (so) S. GND (sk) S. Vs S. Across L. Open L. S. GND / / / / S. GND (sk) S. GND S. GND / / / S. Vs S. Vs + S. GND S. Vs S. Vs / / S. Across L. S. GND S. GND S. Vs S. Across L. / Open L. S. GND Open L. (*) S. Vs N.A. Open L. (*) 12/20 TDA7564 S. GND (so) / S. GND (sk) in the above table make a distinction according to which of the 2 outputs is shorted to ground (test-current source side= so, test-current sink side = sk). More precisely, in Channels LF and RR, so = CH+, sk = CH-; in Channels LR and RF, so = CH-, sk = CH+ . In Permanent Diagnostic the table is the same, with only a difference concerning Open Load(*) , which is not among the recognisable faults. Should an Open Load be present during the device's normal working, it would be detected at a subsequent Turn on Diagnostic cycle (i.e. at the successive Car Radio Turn on). FAULTS AVAILABILITY All the results coming from I2C bus, by read operations, are the consequence of measurements inside a defined period of time. If the fault is stable throughout the whole period, it will be sent out. This is true for DC diagnostic (Turn on and Permanent), for Offset Detector, for AC Diagnostic (the low current sensor needs to be stable to confirm the Open tweeter). To guarantee always resident functions, every kind of diagnostic cycles (Turn on, Permanent, Offset, AC) will be reactivate after any I2C reading operation. So, when the micro reads the I2C, a new cycle will be able to start, but the read data will come from the previous diag. cycle (i.e. The device is in Turn On state, with a short to Gnd, then the short is removed and micro reads I2C. The short to Gnd is still present in bytes, because it is the result of the previous cycle. If another I2C reading operation occurs, the bytes do not show the short). In general to observe a change in Diagnostic bytes, two I2C reading operations are necessary. I2C PROGRAMMING/READING SEQUENCES A correct turn on/off sequence respectful of the diagnostic timings and producing no audible noises could be as follows (after battery connection): TURN-ON: (STAND-BY OUT + DIAG ENABLE) --- 500 ms (min) --- MUTING OUT TURN-OFF: MUTING IN --- 20 ms --- (DIAG DISABLE + STAND-BY IN) Car Radio Installation: DIAG ENABLE (write) --- 200 ms --- I2C read (repeat until All faults disappear). AC TEST: FEED H.F. TONE -- AC DIAG ENABLE (write) --- WAIT > 3 CYCLES --- I2C read (repeat I2C reading until tweeter-off message disappears). OFFSET TEST: Device in Play (no signal) -- OFFSET ENABLE - 30ms - I2C reading (repeat I2C reading until high-offset message disappears). 13/20 TDA7564 I2C BUS INTERFACE Data transmission from microprocessor to the TDA7564 and viceversa takes place through the 2 wires I2C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected). Data Validity As shown by fig. 22, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW. Start and Stop Conditions As shown by fig. 23 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH. Byte Format Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first. Acknowledge The transmitter* puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 24). The receiver** the acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDAline is stable LOW during this clock pulse. * Transmitter = master (P) when it writes an address to the TDA7564 = slave (TDA7564) when the P reads a data byte from TDA7564 ** Receiver = slave (TDA7564) when the P writes an address to the TDA7564 = master (P) when it reads a data byte from TDA7564 Figure 22. Data Validity on the I2CBUS SDA SCL DATA LINE STABLE, DATA VALID CHANGE DATA ALLOWED D99AU1031 Figure 23. Timing Diagram on the I2CBUS SCL I2CBUS SDA D99AU1032 START STOP Figure 24. Acknowledge on the I2CBUS SCL 1 2 3 7 8 9 SDA MSB START D99AU1033 ACKNOWLEDGMENT FROM RECEIVER 14/20 TDA7564 SOFTWARE SPECIFICATIONS All the functions of the TDA7564 are activated by I2C interface. The bit 0 of the "ADDRESS BYTE" defines if the next bytes are write instruction (from P to TDA7564) or read instruction (from TDA7564 to P). Chip Address: D7 1 1 0 1 1 0 0 D0 X D8 Hex X = 0 Write to device X = 1 Read from device If R/W = 0, the P sends 2 "Instruction Bytes": IB1 and IB2. IB1 D7 D6 D5 D4 X Diagnostic enable (D6 = 1) Diagnostic defeat (D6 = 0) Offset Detection enable (D5 = 1) Offset Detection defeat (D5 = 0) Front Channel Gain = 26dB (D4 = 0) Gain = 12dB (D4 = 1) Rear Channel Gain = 26dB (D3 = 0) Gain = 12dB (D3 = 1) Mute front channels (D2 = 0) Unmute front channels (D2 = 1) Mute rear channels (D1 = 0) Unmute rear channels (D1 = 1) Clip detector 2% (D0 = 0) Clip detector 10% (D0 = 1) D3 D2 D1 D0 IB2 D7 D6 D5 D4 D3 D2 X used for testing used for testing Stand-by on - Amplifier not working - (D4 = 0) Stand-by off - Amplifier working - (D4 = 1) Power amplifier mode diagnostic (D3 = 0) Line driver mode diagnostic (D3 = 1) Current detection diagnostic enabled (D2 = 1) Current detection diagnostic defeat (D2 = 0) Right Channels Power amplifier working in standard mode (D1 = 0) Power amplifier working in high efficiency mode (D1 = 1) Left Channels Power amplifier working in standard mode (D0 = 0) Power amplifier working in high efficiency mode (D0 = 1) D1 D0 15/20 TDA7564 If R/W = 1, the TDA7564 sends 4 "Diagnostics Bytes" to P: DB1, DB2, DB3 and DB4. DB1 D7 D6 Thermal warning active (D7 = 1) Diag. cycle not activated or not terminated (D6 = 0) Diag. cycle terminated (D6 = 1) Channel LF current detection Output peak current < 250mA - Open load (D5 = 1) Output peak current > 500mA - Open load (D5 = 0) Channel LF Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1) Channel LF Normal load (D3 = 0) Short load (D3 = 1) Channel LF Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Offset diag.: No output offset (D2 = 0) Output offset detection (D2 = 1) Channel LF No short to Vcc (D1 = 0) Short to Vcc (D1 = 1) Channel LF No short to GND (D1 = 0) Short to GND (D1 = 1) D5 D4 D3 D2 D1 D0 DB2 D7 D6 Offset detection not activated (D7 = 0) Offset detection activated (D7 = 1) Current sensor not activated (D6 = 0) Current sensor activated (D6 = 1) Channel LR current detection Output peak current < 250mA - Open load (D5 = 1) Output peak current > 500mA - Open load (D5 = 0) Channel LR Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1) Channel LR Normal load (D3 = 0) Short load (D3 = 1) Channel LR Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1) Channel LR No short to Vcc (D1 = 0) Short to Vcc (D1 = 1) Channel LR No short to GND (D1 = 0) Short to GND (D1 = 1) D5 D4 D3 D2 D1 D0 16/20 TDA7564 DB3 D7 D6 Stand-by status (= IB1 - D4) Diagnostic status (= IB1 - D6) Channel RF current detection Output peak current < 250mA - Open load (D5 = 1) Output peak current > 500mA - Open load (D5 = 0) Channel RF Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1) Channel RF Normal load (D3 = 0) Short load (D3 = 1) Channel RF Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1) Channel RF No short to Vcc (D1 = 0) Short to Vcc (D1 = 1) Channel RF No short to GND (D1 = 0) Short to GND (D1 = 1) D5 D4 D3 D2 D1 D0 DB4 D7 D6 D5 X X Channel RR current detection Output peak current < 250mA - Open load (D5 = 1) Output peak current > 500mA - Open load (D5 = 0) Channel RR Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1) Channel RR Normal load (D3 = 0) Short load (D3 = 1) Channel RR Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1) Channel RR No short to Vcc (D1 = 0) Short to Vcc (D1 = 1) Channel RR No short to GND (D1 = 0) Short to GND (D1 = 1) D4 D3 D2 D1 D0 17/20 TDA7564 Examples of bytes sequence 1 - Turn-On diagnostic - Write operation Start Address byte with D0 = 0 ACK IB1 with D6 = 1 ACK IB2 ACK STOP 2 - Turn-On diagnostic - Read operation Start Address byte with D0 = 1 ACK DB1 ACK DB2 ACK DB3 ACK DB4 ACK STOP The delay from 1 to 2 can be selected by software, starting from T.B.D. ms 3a - Turn-On of the power amplifier with 26dB gain, mute on, diagnostic defeat, High eff. mode both channels.. Start Address byte with D0 = 0 ACK IB1 X000000X ACK IB2 XXX1X011 ACK STOP 3b - Turn-Off of the power amplifier Start Address byte with D0 = 0 ACK IB1 X0XXXXXX ACK IB2 XXX0XXXX ACK STOP 4 - Offset detection procedure enable Start Address byte with D0 = 0 ACK IB1 XX1XX11X ACK IB2 XXX1X0XX ACK STOP 5 - Offset detection procedure stop and reading operation (the results are valid only for the offset detection bits (D2 of the bytes DB1, DB2, DB3, DB4). Start s s Address byte with D0 = 1 ACK DB1 ACK DB2 ACK DB3 ACK DB4 ACK STOP The purpose of this test is to check if a D.C. offset (2V typ.) is present on the outputs, produced by input capacitor with anomalous leakage current or humidity between pins. The delay from 4 to 5 can be selected by software, starting from T.B.D. ms 6 - Current detection procedure start (the AC inputs must be with a proper signal that depends on the type of load) Start Address byte with D0 = 0 ACK IB1 XX01111X ACK IB2 XXX1X1XX ACK STOP 7 - Current detection reading operation (the results valid only for the current sensor detection bits - D5 of the bytes DB1, DB2, DB3, DB4). Start s Address byte with D0 = 1 ACK DB1 ACK DB2 ACK DB3 ACK DB4 ACK STOP s During the test, a sinus wave with a proper amplitude and frequency (depending on the loudspeaker under test) must be present. The minimum number of periods that are needed to detect a normal load is 5. The delay from 6 to 7 can be selected by software, starting from T.B.D. ms. 18/20 TDA7564 mm TYP. 4.50 1.90 1.40 0.90 0.39 1.00 24.00 29.23 17.00 12.80 0.80 22.47 18.97 15.70 7.85 5 3.5 4.00 4.00 2.20 2 1.70 0.5 0.3 1.25 0.50 inch TYP. 0.177 0.074 0.055 0.035 0.015 0.040 0.945 1.150 0.669 0.503 0.031 0.884 0.747 0.618 0.309 0.197 0.138 0.157 0.157 0.086 0.079 0.067 0.02 0.12 0.049 0.019 DIM. A B C D E F (1) G G1 H (2) H1 H2 H3 L (2) L1 L2 (2) L3 L4 L5 M M1 N O R R1 R2 R3 R4 V V1 V2 V3 MIN. 4.45 1.80 0.75 0.37 0.80 23.75 28.90 MAX. 4.65 2.00 1.05 0.42 0.57 1.20 24.25 29.30 MIN. 0.175 0.070 0.029 0.014 0.031 0.935 1.139 MAX. 0.183 0.079 0.041 0.016 0.022 0.047 0.955 1.153 OUTLINE AND MECHANICAL DATA 22.07 18.57 15.50 7.70 22.87 19.37 15.90 7.95 0.869 0.731 0.610 0.303 0.904 0.762 0.626 0.313 3.70 3.60 4.30 4.40 0.145 0.142 0.169 0.173 5 (T p.) 3 (Typ.) 20 (Typ.) 45 (Typ.) Flexiwatt25 (vertical) (1): dam-bar protusion not included (2): molding protusion included V C B V V3 H3 H H1 H2 R3 R4 V1 R2 R L L1 A L4 O L2 N L3 V1 V2 R2 L5 G G1 F FLEX25ME R1 R1 R1 E M M1 D Pin 1 7034862 19/20 TDA7564 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners (c) 2003 STMicroelectronics - All rights reserved STMicroelectronics GROUP OF COMPANIES Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States www.st.com 20/20 |
Price & Availability of TDA7564
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |